# **CXP50100**

# **CMOS 4-bit 1 Chip Microcomputer**

# EPROM equipped

## Description

The CXP50100 is a CMOS 4-bit microcomputer common with piggyback / evaluation chip which are developed for CXP50112/CXP50116 function evaluation.

#### **Features**


• Instruction cycle 1.9 μs/4.19MHz 122 μs/32kHz

(Selectable at programming)

- ROM capacity Maximum 32k bytes (EPROM LCC type 27C256 equipped)
- RAM capacity 544 × 4 bits
   (Display area included)
- •51 general purpose I/O ports
- 8 large current ports (Ports C, D)
- Fluorescent display panel controller/driver (Maximum 256 segments display possible)
  - 1 to 16 digits dynamic scan display
     (1 to 8 digits at 24 segments)
  - Page mode/variable mode
  - Dimmer function
  - High withstand voltage output (40V)
  - Pull-down resistance (Mask option for each bit)
- 14-bit PWM output for D/A conversion
- Remote control receive circuit (Be independent of the timer/counter)
- 3-bit A/D converter (8 channels per circuit)
- 32kHz reload timer/event counter
- Power supply voltage detection reset function
- Rich wake up functions
   WP pin
  - 4 general purpose ports (Edge detection) Remote control receive circuit 32kHz timer/counter
- 8-bit / 4-bit variable serial I / 0 with prescaler
- 8-bit timer with prescaler, 8-bit timer/event counter with prescaler, 18-bit time base timer and 8-bit reload timer with prescaler, independently controlled

#### Package Outline

Unit: mm



- Arithmetic and logical operations possible between the entire ROM area, I/O area and the accumulator by means of memory mapped I/O
- Reference to the entire ROM area is possible with the table look-up instruction
- 2 kinds of power down modes of sleep and stop
- Power on reset circuit (Mask option)
- Provided with 80-pin ceramic QFP

Note) The mask option is fixed according to a kind of CXP50100.


See the list of products for details.

#### Structure


Silicon gate CMOS IC

#### Block Diagram

(With wake-up (Common with function) A/D converter analog input)



## Pin Configuration (Top View)



Note) 1. Do not make any connections to NC pins. 2. Use 27C256 type for EPROM.

## Pin Description

Symbol	Name	1/0	Equivalent Circuit	Description
V <sub>DD</sub>	Supply voltage	_		Positive voltage supply pin
Vss	Grounding voltage	_	40000-17-414	GND pin
EXTAL	Clock input	ı	EXTAL O XTAL O	Clock oscillation circuit input pin. Connect the crystal oscillator or ceramic resonator between the EXTAL and XTAL. To use an external clock input, connect the clock oscillation source to the EXTAL pin and open the XTAL pin.
XTAL	Clock output	0		Clock oscillation circuit output pin
RST	Reset	I/0	Mask option  Output pull-up resistor (P-ch Tr) N-ch Tr output Schmitt inverter input	Serves as the incorporated power-on reset circuit output pin. When inputting a reset signal from the outside, provide 2 instruction cycles or longer of an "L" level (0V).
INT	External interrupt	1		Serves as interrupt input pin. Permits the selection with a program of the edge and the level modes.
EC	Event counter input	1		Event counter input pin.
SI/PX2	Serial input Port X	ı	Schmitt inverter input	Doubles as a serial interface (8 bits) input pin and as bit "2" (input) of port X.
SO/PX1	Serial output Port X	1/0	Tri-state output or pull-up resistor output possible Inverter input	Doubles as a serial interface (8 bits) output pin and as bit "1" (input) of port X.
SC∕PX0	Serial clock Port X	1/0	Tri-state output or pull-up resistor output possible Inverter input	Doubles as clock input/output pin for the serial interface and as bit "0" (input) of port X.

Symbol	Name	1/0	Equivalent Circuit	Description
RMC/ PY3	Remote control input Port Y	1	0	Remote control receive circuit input pin. Input pin for bit "3" of port Y.
WP/PY2	Wake-up input Port Y	ı	Schmitt inverter input	Doubles as a wake-up input pin to release the standby state, and as bit "2" (input) of port Y.
PWM/ PY1	PWM output Port Y	0	DATA — DO-	Doubles as a PWM generator (14 bits) output and as bit "1" (output) of port Y.
PY0	Port Y	0	ہلہ (When reset : 1) Inverter output	Output pin for bit "0" of port Y.
PA0 to PA3	Port A	1/0		This 4-bit input/output port permits its each individual port to be programmed to serve for input or output. Its output format is a tristate or pull-up resistor output.
PB0/AD4 to PB3/AD7	Analog input Port B	1/0	B and I only for A/D input port	This 4-bit input/output port permits its each individual bit to be programmed to serve either as input or output. Its output format is a tri-state or pull-up resistor output. It is also used for A/D converter input.
PC0 to PC3	Port C	1/0	DISABLE N	This 4-bit input/output port permits its each individual port to be programmed to serve for input or output. Its output format is a tristate or pull-up resistor output.
PD0 to PD3	Port D	1/0		This 4-bit input/output port has the functions that are equivalent to those of port C.
PE0 to PE3	Port E	1/0	Tri-state output or pull-up resistor output possible Inverter input	This 4-bit input/output port has the functions that are equivalent to those of port C.
PF0 to PF3	Port F	1/0		This 4-bit input/output port has the functions that are equivalent to those of port C.
PIO/ADO to PI3/AD3	Analog input Port I	1/0		This 4-bit input/output port has the functions that are equivalent to those of port C. It is also used for A/D converter input.

Symbol	Name	1/0	Equivalent Circuit	Description
V <sub>FDP</sub>	Power supply for FDP	-		Load current supply pin needed when load resistance is built-in to output driver for FDP (Fluoresent display pannel).
T0 to T7	Timing	0		Lower 8-digit output pin of the FDP timing signal.
T8/S23 to T15/S16	Timing/ segment	0		Combination output pin of higher 8-digit of the FDP timing signal and the segment signal.
PG0/S4 to PG3/S7	Port G/ segment	0		Combination pin of the 4-bit output port and FDP segment signal output.
PH0/S0 to PH3/S3	Port H/ segment	0	P-ch open drain output Pull-down resistance	The same as port G.
PJ0/S12 to PJ3/S15	Port J/ segment	0	(Mask option)	The same as port G.
PK0/S8 to PK3/S11	Port K/ segment	0		The same as port G.
TEX	32kHz T/C clock input	t	Mask option	Input pin of the 32kHz timer clock generated circuit. Connect 32,768 kHz crystal oscillator between TEX and TX. Connect clock oscillation source to TEX pin and bleed TX pin when this circuit is used as event clock input.
TX	32kHz T/C clock output	0	TXO T "	Output pin of the clock generated circuit.
VREF	Reference voltage input	I		Reference voltage input for power supply voltage resetting circuit. Connect the zener diode normally.

## Absolute Maximum Ratings

 $Ta = -20 \,^{\circ}\text{C}$  to  $+75 \,^{\circ}\text{C}$ ,  $V_{SS} = 0V$ 

ltem	Symbol	Rating	Unit	Remarks
Power supply voltage	V <sub>DD</sub>	-0.3 to +7.0	V	
Input voltage	Vin	$-0.3$ to $+7.0^{*1}$	٧	
Output voltage	Vout	-0.3 to $+7.0*1$	V	
Display output voltage	Vod	$V_{DD} - 40$ to $V_{DD} + 0.3$	٧	As P channel transistor is open drain, V <sub>DD</sub> voltage is determined as standard.
	Іон	- 5	mA	Other than display output pins*2: per pin
High level output current	Iodh1	<b>–</b> 15	mA	Display output S0 to S15 : per pin
	Іорн2	- 35	mA	Display output T0 to T7, T8/ S23 to T15/S16: per pin
High level total output current	ΣІон	<b>- 40</b>	mA	Total of other than display output pins
	Σ loph	- 100	mΑ	Total of display output pins
Low level output current	loL	15	mΑ	Port 1 pin
Low level output current	locc	20	mΑ	High current port pin*3
Low level total output current	ΣloL	100	mΑ	Entire pin total
Operating temperature	Topr	-20 to +75	လ	
Storage temperature	Tstg	-55 to +150	°	
Allowable power dissipation*4	PD	600	mW	QFP

**Note**) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operation conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

- \*1)  $V_{IN}$  and  $V_{OUT}$  should not exceed  $V_{DD} + 0.3V$ .
- \*2) Specifies the output current of the general purpose I/O port PA to PF, PI, SO, SC, PYO and PY1
- \*3) The high current operation transistors are the N-CH transistors of the PC and PD ports.
- \*4) Allowable power dissipation of EPROM excluded.

## **Recommended Operating Condition**

 $V_{SS} = 0V$ 

Item	Symbol	Min.	Max.	Unit	Remarks
		4.5	5.5	٧	Guaranteed range of operation by EXTAL colck
Power supply voltage	VDD	2.5	5.5	٧	Guaranteed range of operation by TEX colck, guaranteed range of data hold during STOP
	ViH	0.7V <sub>DD</sub>	V <sub>DD</sub>	٧	
High level input voltage	Vihs	0.8V <sub>DD</sub>	V <sub>DD</sub>	٧	Hysteresis input*1
• Ortugo	VIHEX	V <sub>DD</sub> -0.4	V <sub>DD</sub> +0.3	٧	EXTAL pin*2
	VIL	0	0.3V <sub>DD</sub>	٧	
Low level input voltage	VILS	0	0.2V <sub>DD</sub>	>	Hysteresis input*1
Voltage	VILEX	- 0.3	0.4	٧	EXTAL pin*2
Operating temperature	Topr	- 20	+ 75	Ç	

<sup>\*1)</sup> The TEX pin when the counter mode is selected by each of INT, EC, PX0, PX2, PY2, PY3, RST pins and mask option.

<sup>\*2)</sup> Specified only during external clock input.

## **Electrical Characteristics**

# DC characteristics

Ta = -20 °C to +75 °C,  $V_{SS} = 0V$ 

Item	Symbo	Pin	Conditions	Min.	Тур.	Мах.	Unit
High level	1/	PA to PF, PI	$V_{DD} = 4.5V$ , $I_{OH} = -0.5mA$	4.0		<u> </u>	V
output voltage	Voн	PXO, PX1	$V_{DD} = 4.5V$ , $I_{OH} = -1.0mA$	3.5			V
l and land		PY0, PY1	$V_{DD} = 4.5V$ , $I_{OL} = 1.8mA$		i	0.4	V
Low level output voltage	Vol	RST (Vol only)	$V_{DD} = 4.5V$ , $I_{OL} = 3.6mA$			0.6	V
Output Voltage		PC, PD	$V_{DD} = 4.5V$ , $I_{OL} = 12mA$			1.5	V
	lihe	EXTAL	$V_{DD} = 5.5V, V_{IH} = 5.5V$	0.5		40	μΑ
	IILE	LATAL	$V_{DD} = 5.5V$ , $V_{IL} = 0.4V$	- 0.5		- 40	μΑ
Input current	Інт	TEX*3	$V_{DD} = 5.5V, V_{IH} = 5.5V$	0.1		10	μΑ
	lilt		$V_{DD} = 5.5V, V_{IL} = 0.4V$	- 0.1		- 10	μΑ
	lılr	RST *²	1 VBB = 5.5 V, VIL = 0.4 V	- 1.5		- 400	μА
High impedance I/O leakage current	l <sub>IZ</sub>	PA to PF, PI PX0 to PX2, PY2, PY3, EC, INT, RST *2, TEX*3	$V_{DD} = 5.5V$ $V_{I} = 0, 5.5V$			± 10	μА
Display output		S0 to S15	$V_{DD} = 4.5V$	<b>-7</b>			mΑ
current	Іон	S16/T15 to S23 /T8, T0 to T7	$V_{OH} = V_{DD} - 2.5V$	- 18			mA
Open drain output leakage current (P-CH Tr OFF in state)	)LOL	S0 to S15, S16/ T15 to S23/T8, T0 to T7	$V_{DD} = 5.5V$ $V_{OL} = V_{DD} - 35V$			- 20	μА
Pull-down resistance*1	RL	S0 to S15, S16/ T15 to S23/T8, T0 to T7	$V_{DD} = 5V$ $V_{FDP} = V_{DD} - 35V$	60	100	270	kΩ
			Entire output pins open				
	l <sub>DD1</sub>		Crystal oscillation (C1 = C2 = 22pF) of Vpp = 5.5V, 4.19MHz		7	20	mA
	1002		Crystal oscillation (C1 = C2 = 18pF) of V <sub>DD</sub> = 3V, 32kHz		50	250	μА
Supply current*4		V	SLEEP mode				
Supply Culterit	IDDSP1	V <sub>DD</sub> .	V <sub>DD</sub> = 5.5V, 4.19MHz oscillation		5	12	mA
	IDDSP2		V <sub>DD</sub> = 3V, 32kHz oscillation	<del></del>	40	200	μΑ
]	la a · ·		STOP mode				
	IDDS1		V <sub>DD</sub> = 3V, 32kHz with T/C		7	40	μΑ
	I <sub>DDS2</sub>		V <sub>DD</sub> = 5.5V, 32kHz without T/C (For mask option select counter, Pin is fixed.)			10	μА
Input capacity	Cin	PY2, PY3, EXTAL,	Clock 1MHz 0V other than the measured pins		10	20	pF

- \*1) In case the incorporated pull-down resistance has been selected with mask option.
- \*2) RST pin specifies the input current when the pull-up resistance is selected, and specifies leakage current when nonresistance is selected.
- \*3) The TEX pin specifies the input current when the 32kHz oscillation is selected by the mask option, and specifies the leak current when the counter mode is specified.
- \*4) Power supply current of EPROM excluded.

## **AC** Characteristics

(1) Clock timing

Ta = -20°C to +75°C,  $V_{DD} = 4.5$ V to 5.5V,  $V_{SS} = 0$ V

			•				
ltem	Symbol	Pin	Conditions	Min.	Тур.	Max.	Unit
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2	1		5	MHz
System clock input pulse width	txL txH	EVTAI	Fig. 1, Fig. 2 (External clock	90			ns
System clock input rising and falling times	tcr tcr	EXTAL	drive)			200	ns
System clock frequency	fcs	TEX*2	$V_{DD} = 2.5$ to 5.5V Fig. 2		32.768		kHz
Event count clock input pulse width	tel teh	ĒC	Fig. 3	tsys*1 +0.05			μs
Event count clock input rising and falling times	ter ter	EC	Fig. 3			20	ms
Event count input clock input pulse width	t <sub>TL</sub> tтн	TEX*3	Fig. 3	10		*****	μѕ
Event count input clock rising and falling times	t <sub>TR</sub>	TEX*3	Fig. 3			20	ms

- \*1) tsys in the EXTAL input clock is tsys = 8/fc tsys in the TEX input clock is tsys = 4/fcs
- \*2) Specified when the crystal oscillation mode is selected by the mask option.
- \*3) Specified when the counter mode is selected by the mask option.

**Note**) When adjusting the frequency accurately, there may be cases in which they may differ from Fig. 2.




Fig. 1 Clock timing




Fig. 2 Clock applying condition




Fig. 3 Event count clock timing

## (2) Serial transfer

Ta = -20°C to +75°C,  $V_{DD} = 4.5$ V to 5.5V,  $V_{SS} = 0$ V

Item	Symbol	Pin	Conditions	Min,	Max.	Unit
Serial transfer clock (SC)		SC	Input mode	tsys/4+1.42		μs
cycle time	tkcy	SC	Output mode	tsio		μs
Serial transfer clock (SC) high	tĸH	SC	Input mode	tsys/8 +0.7		μs
and low level widths	tĸL	SC	Output mode	$t_{SIO}/2 - 0.1$		μs
Serial data input setup time		CI.	SC input mode	0.1		μs
(against SC ↑)	tsik	SI	SC output mode	0.2		μs
Serial data input hold time		<u> </u>	SC input mode	tsys/8 +0.5		μs
(against SC ↑)	tksi	SI	SC output mode	0.1		μς
Data delay time from SC falling	tkso	so			tsys/8+0.5	μς

- Note 1) tsys is the EXTAL input clock tsys = 8/fc
  (It cannot be used with TEX input clock)
  tsio in turned into either 2tsys, 4tsys or 16tsys by means of a program
  - 2) The Load of data output delay is 50pF + 1TTL




Fig. 4 Serial transfer timing

(3) A/D converter

$Ta = -20$ °C to $+75$ °C, $V_{SS} = 0$ V	Ta:	=	20°	'C to	+	75	°C.	$V_{SS} =$	: 0V
---	-----	---	-----	-------	---	----	-----	------------	------

Analog input voltage	Pin	Conditions	Digital conversion value
0.0 to 0.33V			000
0.82 to 1.29V			001
1.78 to 2.21V	AD0	$V_{DD} = 5V$	010
2.69 to 3.06V	to AD7		011
3.56 to 4.06V			100
4.62 to 5.0V			101

Note) The digital conversion value are the values when FF<sub>H</sub> address of the RAM file 1 in the program are read.

(4) Power Supply Voltage Detection Reset Function

 $Ta = -20 \degree C$  to  $+75 \degree C$ , Vss = 0V

Item	Symbol	Pin	Conditions	Min.	Тур.	Max.	Unit
Power supply voltage detection reset function of operation voltage range	VLPOP	V <sub>DD</sub>	Voltage range allowing system operation	2.5		5.5	٧
Power supply voltage drop detection function	V <sub>POP</sub>	V <sub>DD</sub>	When V <sub>REF</sub> pin voltage is 3.3V Flag set when voltage drops System reset when voltage rises	3.8	4.0	4.2	٧

The graph in Fig. 5 shows the relationship between the power supply voltage V<sub>DD</sub> and reference voltage V<sub>REF</sub> of the power supply voltage detection reset function.

**Note**) The graph in Fig. 5 serves as guide to the function operation area obtained using average devices.

Individual adjustment is needed when Zener diodes, etc., are connected to the VREF pin.




Fig. 5 Power supply voltage detection reset function chart

(5) Others

Ta = -20°C to +75°C,  $V_{DD} = 4.5V$  to 5.5V,  $V_{SS} = 0V$ 

(6) 611.613						
Item	Symbol	Pin	Conditions	Min.	Max.	Unit
External interruption high and low level widths	tiiH, tiiL	INT	During edge detection mode	tsys + 0.05		μs
Reset input low level width	trsL	RST		2tsys*1		μs
		\\(\tau_{\text{D}}\)	STOP mode	500		ns
Wake-up input high level width	twpH	WP	SLEEP mode	tsys + 0.05		μs
Wake-up input high and low	twpah	PA0 to	STOP mode	500		ns
level widths	twpal	PA3	SLEEP mode	500	•	ns

Note) tsys in the EXTAL input clock is 8/fc

<sup>\*1)</sup> For resetting when operating in TEX input clock, hold the low level more than the oscillation stabilizing time of EXTAL input clock.




Fig. 6 Interruption input timing




Fig. 7 Reset input timing




Fig. 8 Wake-up input timing





Fig. 9 Wake-up input timing

## Power on reset \*

Ta = -20°C to +75°C, Vss = 0V

Item	Symbol	Pin	Conditions	Min.	Max.	Unit
Power supply rising time	tR	\/	Power on reset	0.05	50	ms
Power supply cut-off time	toff	V <sub>DD</sub>	Repetitive power on reset	1		ms

<sup>\*</sup> Specifies only when power on reset function is selected.



The power supply should rise smoothly.

Fig. 10 Power on reset

Notes on Application

See Fig. 11, Additive capacity calculation chart, when using the crystal oscillator and select the appropriate capacity.




Fig. 11 Crystal oscillation circuit additive capacity calculation chart

**Note**) The above chart shows a range in which the average quartz resonator has a relatively fast oscillation rising edge and stable characteristics. The capacity should be selected to correspond to the appropriate constant for each quartz resonator, should the frequency of the quartz resonator be accurately adjusted.

Fig. 12 shows recommended circuits and oscillators.


Use the trimmer capacitor to C1, in the case of accurate adjustment of the oscillation frequency.

## 1. Main clock

4.19MHz

#### Ceramic resonator

Manufacturer	Model	Frequency range(MHz)	C1 (pF)	C2(pF)	Rd(Ω)
MURATA MFG	CSA4.19MG040	4 10	100	100	
CO., LTD.	CSA4.19MGW040	0 4.19	built in	built in	



Crystal	oscillator
Orystai	OSCITICION

Manufacturer	Model	Frequency range(MHz)	C1 (pF)	C2(pF)	$Rd(\Omega)$
CITIZEN WATCH CO., LTD.	CSA309		10 (20 trimmer)	10	
NIHON DEMPA KOGYOCO., LTD.	AT-51	4.19	15 (20 trimmer)	15	6.8k
KINSEKI LTD.	HC-49/U-S		22 (20 trimmer)	22	3.3k

## 2. 32kHz Timer/Counter

TEX	тх
C1 #	  ₹Rd C2

Manufacturer	Model	Frequency range(kHz)	C1 (pF)	C2(pF)	Rd(Ω)
CITIZEN WATCH CO., LTD.	CFS-308		18 (20 trimmer)	18	
NIHON DEMPA KOGYOCO., LTD.	MX-38T	32.768	22 (20 trimmer)	22	470k
KINSEKI LTD.	P3		22 (20 trimmer)	22	3.3k

About the details of oscillators, please inquire the makers or the agencies.

## Fig. 12 Recommended oscillation circuit

When using the A/D converter as the key input, it is recommended that the circuit structure shown in Fig. 13 be used.





Fig. 13 Recommended example of key circuit by A/D converter

## **EPROM** Read Timing


Reference: Ta = -20 to +75 °C,  $V_{DD} = 4.5$  to 5.5V,  $V_{SS} = 0V$ 

Item	Symbol	Pin	Min.	Max.	Unit
Address→Data Input delay time	tacc	A0 to A14 10 to 17		300	ns
Address → Data Retention time	tıн	A0 to A14 10 to 17	0		ns

## **EPROM** Timing



Conduct as follows for the switchover of piggy mode/evaluation mode.



## List of products

Option item	Product	CXP50100-U01Q
Package	80 pins plastic QFP	80 pins ceramic QFP
ROM capacity	12k bytes/16k bytes	EPROM 32k bytes
Pull-up resistance of reset pin	Mask/Non-mask	Mask
Power on reset circuit	Mask/Non-mask	Mask
32kHz timer/counter	Timer/counter	Timer mode
High withstand voltage pull- down resistance	Mask / Non-mask	Non-mask

Note) Chip for both piggy and evaluation.