

## 1/4 Duty General-Purpose LCD Drivers



#### Overview

The LC75834E, LC75834W, and LC75834JE are 1/4-duty general-purpose LCD drivers that can be used for frequency display in electronic tuners under the control of a microcontroller. The LC75834E and LC75834W can drive an LCD with up to 136 segments directly, the LC75834JE can drive an LCD with up to 120 segments directly. The LC75834E and LC75834W and LC75834JE can also control up to 8 general-purpose output ports. Since the LC75834E, LC75834W, and LC75834JE use separate power supply systems for the LCD drive block and the logic block, the LCD driver block power-supply voltage can be set to any voltage in the range 2.7 to 6.0 volts, regardless of the logic block power-supply voltage.

#### **Features**

• Supports both 1/4 duty 1/2 bias and 1/4 duty 1/3 bias LCD drive under serial data control.


LC75834E, LC75834W: up to 136 segments LC75834JE: up to 120 segments (without the S9, S18, S27, S34 segment output pins from the LC75834E, LC75834W)

- Serial data input supports CCB\* format communication with the system controller.
- Serial data control of the power-saving mode based backup function and all the segments forced off function
- Serial data control of switching between the segment output port and the general-purpose output port functions
- High generality, since display data is displayed directly without decoder intervention.
- Independent V<sub>LCD</sub> for the LCD driver block (V<sub>LCD</sub> can be set to any voltage in the range 2.7 to 6.0 volts, regardless of the logic block power-supply voltage.)
- The INH pin can force the display to the off state.
- · RC oscillator circuit
  - CCB is a trademark of SANYO ELECTRIC CO., LTD.
  - CCB is a SANYO's original bus format and all the bus addresses are controlled by SANYO.

#### **Package Dimensions**


unit: mm

#### 3156-QFP48E




unit: mm

#### 3163A-SQFP48



unit: mm

#### 3148-QFP44MA



# Specifications Absolute Maximum Ratings at $Ta=25^{\circ}C,\,V_{SS}=0~V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum aupply voltage	V <sub>DD</sub> max	V <sub>DD</sub>	-0.3 to +7.0	V
Maximum supply voltage	V <sub>LCD</sub> max	V <sub>LCD</sub>	-0.3 to +7.0	V
	V <sub>IN</sub> 1	CE, CL, DI, INH	-0.3 to +7.0	V
Input voltage	V <sub>IN</sub> 2	OSC	-0.3 to V <sub>DD</sub> + 0.3	V
	V <sub>IN</sub> 3	V <sub>LCD</sub> 1, V <sub>LCD</sub> 2	-0.3 to V <sub>LCD</sub> + 0.3	V
Output voltage	V <sub>OUT</sub> 1	OSC	-0.3 to V <sub>DD</sub> + 0.3	V
Output voltage	V <sub>OUT</sub> 2	S1 to S34, COM1 to COM4, P1 to P8	-0.3 to V <sub>LCD</sub> + 0.3	V
	I <sub>OUT</sub> 1	S1 to S34	300	μA
Output current	I <sub>OUT</sub> 2	COM1 to COM4	3	mA
	I <sub>OUT</sub> 3	P1 to P8	5	mA
Allowable power dissipation	Pd max	Ta = 85°C	150	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Note: The LC75834JE do not have the S9, S18, S27 S34 output pins.

## Allowable Operating Ranges at $Ta = -40~to~+85^{\circ}C,\,V_{SS} = 0~V$

		0 1111		Ratings		Unit
Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V <sub>DD</sub>	V <sub>DD</sub>	2.7		6.0	V
Supply voltage	V <sub>LCD</sub>	V <sub>LCD</sub>	2.7		6.0	V
Input voltage	V <sub>LCD</sub> 1	V <sub>LCD</sub> 1		2/3 V <sub>LCD</sub>	V <sub>LCD</sub>	V
Input voltage	V <sub>LCD</sub> 2	V <sub>LCD</sub> 2		1/3 V <sub>LCD</sub>	V <sub>LCD</sub>	V
Input high-level voltage	V <sub>IH</sub>	CE, CL, DI, INH	0.8 V <sub>DD</sub>		6.0	V
Input low-level voltage	V <sub>IL</sub>	CE, CL, DI, ĪNH	0		0.2 V <sub>DD</sub>	V
Recommended external resistance	R <sub>OSC</sub>	OSC		43		kΩ
Recommended external capacitance	C <sub>OSC</sub>	OSC		680		pF
Guaranteed oscillation range	fosc	OSC	25	50	100	kHz
Data setup time	t <sub>ds</sub>	CL, DI: Figure 2	160			ns
Data hold time	t <sub>dh</sub>	CL, DI: Figure 2	160			ns
CE wait time	t <sub>cp</sub>	CE, CL: Figure 2	160			ns
CE setup time	t <sub>cs</sub>	CE, CL: Figure 2	160			ns
CE hold time	t <sub>ch</sub>	CE, CL: Figure 2	160			ns
High-level clock pulse width	t <sub>øH</sub>	CL: Figure 2	160			ns
Low-level clock pulse width	t <sub>øL</sub>	CL: Figure 2	160			ns
Rise time	t <sub>r</sub>	CE, CL, DI: Figure 2		160		ns
Fall time	t <sub>f</sub>	CE, CL, DI: Figure 2		160		ns
INH switching time	t <sub>c</sub>	INH, CE: Figure 3	10			μs

## **Electrical Characteristics** for the Allowable Operating Ranges

		0 1111		Ratings		
Parameter	Symbol	Conditions	min	typ max		Unit
Hysteresis width	V <sub>H</sub>	CE, CL, DI, INH		0.1 V <sub>DD</sub>		V
Input high level current	I <sub>IH</sub>	CE, CL, DI, $\overline{\text{INH}}$ ; V <sub>I</sub> = 6.0 V			5.0	μΑ
Input low level current	I <sub>IL</sub>	CE, CL, DI, $\overline{\text{INH}}$ ; V <sub>I</sub> = 0 V	-5.0			μΑ
	V <sub>OH</sub> 1	S1 to S34; $I_O = -20 \mu A$	V <sub>LCD</sub> - 0.9			V
Output high-level voltage	V <sub>OH</sub> 2	COM1 to COM4; $I_O = -100 \mu A$	V <sub>LCD</sub> - 0.9			V
	V <sub>OH</sub> 3	P1 to P8; I <sub>O</sub> = -1 mA	V <sub>LCD</sub> - 0.9			V
	V <sub>OL</sub> 1	S1 to S34; I <sub>O</sub> = 20 μA			0.9	V
Output low-level voltage	V <sub>OL</sub> 2	COM1 to COM4; $I_O = 100 \mu A$			0.9	V
	V <sub>OL</sub> 3	P1 to P8; I <sub>O</sub> = 1 mA			0.9	V
	V <sub>MID</sub> 1	COM1 to COM4; 1/2 bias, $I_O = \pm 100 \mu A$	1/2 V <sub>LCD</sub> – 0.9		1/2 V <sub>LCD</sub> + 0.9	V
	V <sub>MID</sub> 2	S1 to S34; 1/3 bias, I <sub>O</sub> = ±20 μA	2/3 V <sub>LCD</sub> – 0.9		2/3 V <sub>LCD</sub> + 0.9	V
Output middle-level voltage*1	V <sub>MID</sub> 3	S1 to S34; 1/3 bias, I <sub>O</sub> = ±20 μA	1/3 V <sub>LCD</sub> – 0.9		1/3 V <sub>LCD</sub> + 0.9	V
	V <sub>MID</sub> 4	COM1 to COM4; 1/3 bias, I <sub>O</sub> = ±100 μA	2/3 V <sub>LCD</sub> – 0.9		2/3 V <sub>LCD</sub> + 0.9	V
	V <sub>MID</sub> 5	COM1 to COM4; 1/3 bias, $I_O = \pm 100 \ \mu A$	1/3 V <sub>LCD</sub> – 0.9		1/3 V <sub>LCD</sub> + 0.9	V
Oscillator frequency	fosc	OSC; $R_{OSC} = 43 \text{ k}\Omega \text{ C}_{OSC} = 680 \text{ pF}$	40	50	60	kHz
	I <sub>DD</sub> 1	V <sub>DD</sub> ; power saving mode			5	μΑ
	I <sub>DD</sub> 2	$V_{DD}$ ; $V_{DD} = 6.0 \text{ V}$ , output open, fosc = 50 k Hz		230	460	μΑ
	I <sub>LCD</sub> 1	V <sub>LCD</sub> ; power saving mode			5	μΑ
Current drain	I <sub>LCD</sub> 2	V <sub>LCD</sub> ; V <sub>LCD</sub> = 6.0 V, output open 1/2 bias, fosc = 50 k Hz		100	200	μΑ
	I <sub>LCD</sub> 3	V <sub>LCD</sub> ; V <sub>LCD</sub> = 6.0 V, output open 1/3 bias, fosc = 50 k Hz		60	120	μΑ

Note: \*1 Excluding the bias voltage generation divider resistors built in the  $V_{LCD}1$  and  $V_{LCD}2$ . (See Figure 1.)

The LC75834JE do not have the S9, S18, S27, S34 output pins.





Figure 1

## 1. When CL is stopped at the low level



## 2. When CL is stopped at the high level






Figure 2

#### **Pin Assignments**



#### **Block Diagram**



Note: The LC75834JE do not have the S9, S18, S27, S34 output pins.


## **Pin Functions**

	Pin No.  LC75834E, 75834W LC75834JE		Function			I/O	Handling when unused
Pin							
S1/P1 to S8/P8 S9 to S34	1 to 8 9 to 34	1 to 8 9 to 30		lisplay data transferred by serial data be used as general-purpose output ports	_	0	Open
COM1 COM2 COM3 COM4	35 36 37 38	31 32 33 34	Common driver outputs.  The frame frequency $f_O$ is given by: $f_O = (f_{OSC}/512)$ Hz.		_	0	Open
osc	44	40	Oscillator connection An oscillator circuit is formed by connecting an external resistor and capacitor			I/O	V <sub>DD</sub>
CE	46	42	Serial data transfer inputs. These	CE: Chip enable	Н		
CL	47	43	pins are connected to the control CL: Synchronization clock _			I	GND
DI	48	44	microprocessor.	nicroprocessor. DI: Transfer data			
ĪNH	45	41	Display off control input  INH = low (V <sub>SS</sub> ): Off S1/P1 to S8/P8 = Low (These pins are forcible set to the segment output port function and fixed at the V <sub>SS</sub> level.) S9 to S34 = Low (V <sub>SS</sub> ), COM1 to COM4 = Low (V <sub>SS</sub> )  INH = high (V <sub>DD</sub> ): On Note that serial data transfers can be performed when the display is forced off by this pin.		L	I	GND
V <sub>LCD</sub> 1	41	37	Used to apply the LCD drive 2/3-bias voltage externally. This pin must be connected to V <sub>LCD</sub> 2 when 1/2-bias drive is used.		_	I	Open
V <sub>LCD</sub> 2	42	38	Used to apply the LCD drive 1/3-bias voltage externally. This pin must be connected to V <sub>LCD</sub> 1 when 1/2-bias drive is used.			I	Open
V <sub>DD</sub>	39	35	Logic block power supply. Provide a	_	_	_	
V <sub>LCD</sub>	40	36	LCD driver block power supply. Prov	_	_	_	
V <sub>SS</sub>	43	39	Ground pin. Connect to ground.		_	_	_

Note: The LC75834JE do not have the S9, S18, S27, S34 output pins.

#### **Serial Data Transfer Format**


1. When CL is stopped at the low level



A06592

Note: DD ... Direction data

#### 2. When CL is stopped at the high level




Note: DD ... Direction data

- CCB address......46H
- D1 to D136.....Display data (At the LC75834JE, the display data D33 to D36, D69 to D72, D105 to D108, D133 to D136 must be set to 0.
- P0 to P3 ......Segment output port/general-purpose output port switching control data
- SC.....Segments on/off control data
- BU ......Normal mode/power-saving mode control data


#### **Serial Data Transfer Examples**

• At the LC75834E and LC75834W when 109 or more segments are used, at the LC75834JE when 97 or more segments are used, 192 bits of serial data must be sent.



Note: At the LC75834JE, the display data D33 to D36, D69 to D72, D105 to D108, D133 to D136 must be set to 0.

• At the LC75834E and LC75834W when used with less than 109 segments, at the LC75834JE when used with less than 97 segments, transfer either 48 bits, 96 bits or 144 bits of serial data depending on the number of segments used. However, the serial data shown in the figure below (the display data D1 to D36 and the control data) must be sent. Note: At the LC75834JE, the display data D33 to D36 must be set to 0.



#### **Control Data Functions**

P0 to P3: Segment output port/general-purpose output port switching control data.
 These control data bits switch the S1/P1 to S8/P8 output pins between their segment output port and general-purpose output port functions.

	Control data Output pin states										
P0	P1	P2	P3	S1/P1	S2/P2	S3/P3	S4/P4	S5/P5	S6/P6	S7/P7	S8/P8
0	0	0	0	S1	S2	S3	S4	S5	S6	S7	S8
0	0	0	1	P1	S2	S3	S4	S5	S6	S7	S8
0	0	1	0	P1	P2	S3	S4	S5	S6	S7	S8
0	0	1	1	P1	P2	P3	S4	S5	S6	S7	S8
0	1	0	0	P1	P2	P3	P4	S5	S6	S7	S8
0	1	0	1	P1	P2	P3	P4	P5	S6	S7	S8
0	1	1	0	P1	P2	P3	P4	P5	P6	S7	S8
0	1	1	1	P1	P2	P3	P4	P5	P6	P7	S8
1	0	0	0	P1	P2	P3	P4	P5	P6	P7	P8

Note: Sn (n = 1 to 8): Segment output ports

Pn (n = 1 to 8): General-purpose output ports

Also note that when the general-purpose output port function is selected, the output pins and the display data will have the correspondences listed in the tables below.

Output pin	Corresponding display data
S1/P1	D1
S2/P2	D5
S3/P3	D9
S4/P4	D13

Output pin	Corresponding display data
S5/P5	D17
S6/P6	D21
S7/P7	D25
S8/P8	D29

For example, if the output pin S4/P4 has the general-purpose output port function selected, it will output a high level  $(V_{LCD})$  when the display data D13 is 1, and will output a low level  $(V_{SS})$  when D13 is 0.

2. DR: 1/2-bias drive or 1/3-bias drive switching control data This control data bit selects either 1/2-bias drive or 1/3-bias drive.

DR	Drive type
0	1/3-bias drive
1	1/2-bias drive

3. SC: Segments on/off control data

This control data bit controls the on/off state of the segments.

SC	Display state
0	On
1	Off

However, note that when the segments are turned off by setting SC to 1, the segments are turned off by outputting segment off waveforms from the segment output pins.

4. BU: Normal mode/power-saving mode control data

This control data bit selects either normal mode or power-saving mode.

BU	Mode
0	Normal mode
1	Power saving mode (The OSC pin oscillator is stopped, and the common and segment output pins go to the VSS level. However, the S1/P1 to S8/P8 output pins that are set to be general-purpose output ports by the control data P0 to P3 can be used as general-purpose output ports.)

## **Display Data to Segment Output Pin Correspondence**

Segment output pin	COM1	COM2	СОМЗ	COM4
S1/P1	D1	D2	D3	D4
S2/P2	D5	D6	D7	D8
S3/P3	D9	D10	D11	D12
S4/P4	D13	D14	D15	D16
S5/P5	D17	D18	D19	D20
S6/P6	D21	D22	D23	D24
S7/P7	D25	D26	D27	D28
S8/P8	D29	D30	D31	D32
S9	D33	D34	D35	D36
S10	D37	D38	D39	D40
S11	D41	D42	D43	D44
S12	D45	D46	D47	D48
S13	D49	D50	D51	D52
S14	D53	D54	D55	D56
S15	D57	D58	D59	D60
S16	D61	D62	D63	D64
S17	D65	D66	D67	D68

Segment output pin	COM1	COM2	СОМЗ	COM4
S18	D69	D70	D71	D72
S19	D73	D74	D75	D76
S20	D77	D78	D79	D80
S21	D81	D82	D83	D84
S22	D85	D86	D87	D88
S23	D89	D90	D91	D92
S24	D93	D94	D95	D96
S25	D97	D98	D99	D100
S26	D101	D102	D103	D104
S27	D105	D106	D107	D108
S28	D109	D110	D111	D112
S29	D113	D114	D115	D116
S30	D117	D118	D119	D120
S31	D121	D122	D123	D124
S32	D125	D126	D127	D128
S33	D129	D130	D131	D132
S34	D133	D134	D135	D136


Note: This applies to the case where the S1/P1 to S8/P8 output pins are set to be segment output ports.

The LC75834JE do not have the S9, S18, S27, S34 output pins.

For example, the table below lists the segment output states for the S11 output pin.

Display data				0
D41	D42	D43	D44	Segment output pin (S11) state
0	0	0	0	The LCD segments corresponding to COM1 to COM4 are off.
0	0	0	1	The LCD segments corresponding to COM4 is on.
0	0	1	0	The LCD segments corresponding to COM3 is on.
0	0	1	1	The LCD segments corresponding to COM3 and COM4 are on.
0	1	0	0	The LCD segments corresponding to COM2 is on.
0	1	0	1	The LCD segments corresponding to COM2 and COM4 are on.
0	1	1	0	The LCD segments corresponding to COM2 and COM3 are on.
0	1	1	1	The LCD segments corresponding to COM2, COM3 and COM4 are on.
1	0	0	0	The LCD segments corresponding to COM1 is on.
1	0	0	1	The LCD segments corresponding to COM1 and COM4 are on.
1	0	1	0	The LCD segments corresponding to COM1 and COM3 are on.
1	0	1	1	The LCD segments corresponding to COM1, COM3 and COM4 are on.
1	1	0	0	The LCD segments corresponding to COM1 and COM2 are on.
1	1	0	1	The LCD segments corresponding to COM1, COM2 and COM4 are on.
1	1	1	0	The LCD segments corresponding to COM1 to COM3 are on.
1	1	1	1	The LCD segments corresponding to COM1 to COM4 are on.

#### 1/2 Bias, 1/4 Duty Drive Technique



1/2 Bias, 1/4 Duty Waveforms

#### 1/3 Bias, 1/4 Duty Drive Technique



COM2

СОМЗ

COM4

LCD driver output when all LCD segments corresponding to COM1, COM2, COM3, and COM4 are turned off.

LCD driver output when only LCD segments corresponding to COM1 are on.

LCD driver output when only LCD segments corresponding to COM2 are on.

LCD driver output when LCD segments corresponding to COM1 and COM2 are on.

LCD driver output when only LCD segments corresponding to COM3 are

LCD driver output when LCD segments corresponding to COM1 and COM3 are on.


LCD driver output when LCD segments corresponding to COM2 and COM3 are on.

LCD driver output when LCD segments corresponding to COM1, COM2, and COM3 are on.

LCD driver output when only LCD segments corresponding to COM4 are on.

LCD driver output when LCD segments corresponding to COM2 and COM4 are on.

LCD driver output when all LCD segments corresponding to COM1, COM2,COM3, and COM4 are on.



A06595

1/3 Bias, 1/4 Duty Waveforms

#### The INH pin and Display Control


Since the LSI internal data (the display data and the control data) is undefined when power is first applied, applications should set the  $\overline{\text{INH}}$  pin low at the same time as power is applied to turn off the display (LC75834E, LC75834W: This sets the S1/P1 to S8/P8, S9 to S34, and COM1 to COM4 to the  $V_{SS}$  level. LC75834JE: This sets the S1/P1 to S8/P8, S10 to S17, S19 to S26, S28 to S33, and COM1 to COM4 to the  $V_{SS}$  level.) and during this period send serial data from the controller. The controller should then set the  $\overline{\text{INH}}$  pin high after the data transfer has completed. This procedure prevents meaningless displays at power on. (See Figure 3.)

#### Notes on the Power On/Off Sequences

Applications should observe the following sequence when turning the LC75834E, LC75834W, and LC75834JE power on and off.

- At power on: Logic block power supply  $(V_{DD})$  on  $\rightarrow$  LCD driver block power supply  $(V_{LCD})$  on
- At power off: LCD driver block power supply  $(V_{LCD})$  off  $\rightarrow$  Logic block power supply  $(V_{DD})$  off

However, if the logic and LCD driver block use a shared power supply, then the power supplies can be turned on and off at the same time.



Note: At the LC75834JE, the display data D33 to D36, D69 to D72, D105 to D108, D133 to D136 must be set to 0.

Figure 3


#### **Notes on Controller Transfer of Display Data**

Since the LC75834E, LC75834W, and LC75834JE accept display data divided into four separate transfer operations, we recommend that applications transfer all of the display data within a period of less than 30 ms to prevent observable degradation of display quality.

#### **Sample Application Circuit 1**


1/2 Bias (for use with normal size panels)

• LC75834E, LC75834W



Note: \*2 When a capacitor except the recommended external capacitance (C<sub>OSC</sub> = 680 pF) is connected the OSC pin, we recommend that applications connect the OSC pin with a capacitor in the range 220 to 2200pF.

#### • LC75834JE




Note: \*2 When a capacitor except the recommended external capacitance (C<sub>OSC</sub> = 680 pF) is connected the OSC pin, we recommend that applications connect the OSC pin with a capacitor in the range 220 to 2200pF.

#### **Sample Application Circuit 2**


1/3 Bias (for use with normal size panels)

• LC75834E, LC75834W



Note: \*2 When a capacitor except the recommended external capacitance (C<sub>OSC</sub> = 680 pF) is connected the OSC pin, we recommend that applications connect the OSC pin with a capacitor in the range 220 to 2200pF.

#### • LC75834JE




Note: \*2 When a capacitor except the recommended external capacitance (C<sub>OSC</sub> = 680 pF) is connected the OSC pin, we recommend that applications connect the OSC pin with a capacitor in the range 220 to 2200pF.

#### **Sample Application Circuit 3**


1/3 Bias (for use with large panels)

• LC75834E, LC75834W



Note: \*2 When a capacitor except the recommended external capacitance (C<sub>OSC</sub> = 680 pF) is connected the OSC pin, we recommend that applications connect the OSC pin with a capacitor in the range 220 to 2200pF.

#### • LC75834JE



Note: \*2 When a capacitor except the recommended external capacitance (C<sub>OSC</sub> = 680 pF) is connected the OSC pin, we recommend that applications connect the OSC pin with a capacitor in the range 220 to 2200pF.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June 1997. Specifications and information herein are subject to change without notice.